restart
vector data_out dout[7:0]
wave uart.wfm prld x4clk rd cs sdin start bitclk byteclk +
     data_out ready overun parity framing
h prld x4clk sdin cs rd
sim 50ns
l prld
sim 50ns
r x4clk sdin cs rd
execute uartin.cmd
